Abstract -In the well-known "prisoners' problem", a pciresentative example of steganography, two persons attempt to comiimunicate covertly without alerting the warden. One approach to achieve this task is to embed the message in an innocent-looking cover-media. In our model, the message contents are scattered in the cover in a certain way that is based on a secret key known only to the sender and receiver. Therefore, even if the warden discovers the existence of the message, he will not be able to recover it. In other words a covert or subliminal communication channel is opened between two persons who possess a secret key to reassemble its contents. In this article, we propose a video or audio steganographic model in which the hidden message can be composed and inserted in the cover in real-time. This is realized by designing and implementing a secret key steganographic microarchitecture employing Field Programmable Gate Arrays FPGA.
I. INTRODUCTION
In this work, we present a hardware implementation of a secret-key steganographic algorithm. The basic idea of our algorithm is selecting the hiding bits in a pseudorandom manner as a function of a secret key to increase obscurity. The receiver needs only the modulated cover and the secret key to recover the message, i.e., no original cover is required.
MIX. THE MICRo-ARCHITECTURE
The architecture is divided into an embedder processor and an SDRAM controller. The embedder processor basic* components are shown in Figure 1 . The embedder processor issues read and write commands to the memory, which are processed and reformatted by the SDRAM control and waits for a confirmation from memory to ensure stabilized output. The controller halts the process when hiding is complete. In the next section we discuss the various building blocks of our proposed microarchitecture. The shuffler module receives 512 bits from the block pointer memory module and based on the key, it selects one of 64 pointers to be transmitted to the shift and concatenate unit. Each pointer is eight bits. Therefore, the address space for each pointer is 256 words. We consider these 256 words as one block. Therefore, if each time the octet generated from the key is different from the one generated before, then the message bit will be inserted into a different block in the image. As there are only 64 pointers, only 64 blocks can be addressed. This means that only 64x256 words can be used for hiding. This problem was overcome by using the upper bits of the octet generated from the key as a segment selector. Each segment is 16384-word large. As a result of this improvement, the message bits may be 16384 words apart in the best case and one word apart in worst case. This worst case will happen if a large number of octets in the key are repeated. Therefore, we have developed a short program for generating a key that covers the whole cover image and attempts all blocks evenly. This new key also avoids large repetition in the key octets. Therefore, the hiding will not be biased towards a certain area of the image. The message cache is organized as a rather large shift register. Blocks of this message is cached during the hiding process. The bits that are shifted out are the message bits that are needed to be hidden in the cover image. The message cache improves performance as it saves eight memory calls per bit, during the hiding process. The memory used in this design is a synchronous dynamic RAM, which requires more cycles in the read and write operations than the static RAM. The dynamic RAM on the other hand is larger and can support large images as is needed in our case. The SDRAM is divided into 512 columns and 4096 rows. The addressing of consecutive words in same memory row requires three clock cycles. The addressing of words spaced out in different memory rows requires from 8 to 9 clock cycles.
II. THE ALGORITHM
Since, changing the address from the cover location to the message location in the memory requires from 8 to 9 clock cycles, it is better to address the message consecutively and then address the cover. This improves performance and is achieved by caching the message before the start of the embedding process. The control signals are generated in the hardwired control unit and provide control inputs for all integrated modules. The block diagram of the control unit is shown in Figure 3 . ._
